A Customized Low-Cost Approach For S-Parameter Validation Of ATE Test Fixtures

2022-12-07 11:32:59 By : Ms. Zoe Zhou

Measuring the ATE PCB test fixture is a critical step that can save a great deal of time later.

This article summarizes the content of a paper jointly developed and presented by Advantest and Infineon at TestConX 2022. Internal Antenna

A Customized Low-Cost Approach For S-Parameter Validation Of ATE Test Fixtures

Device under test (DUT) fixtures for ATE systems pose several verification challenges. Users need to measure the DUT test fixture quickly and easily, while making sure the measurements mimic the ATE-to-test-fixture interface performance and determining how to handle DUT ball grid array (BGA)/socket measurement. These challenges are further highlighted by the unique issues faced individually by probing on the ATE side and on the DUT side of the test fixture.

Usually on the ATE side there are only two types of interconnect: coaxial connectors, which can be easily probed using the appropriate cable assembly, and spring pin vias, which are more complicated to probe. A spring pin cable assembly with a coaxial connector or a probe/adapter can be used. On the DUT side, the BGA ballout of the device (pitch/pin-out) presents the first challenge to probing at the socket. The second challenge is that including the socket in the measurement requires compressing the spring pins, elastomer, etc. in the socket. This can be achieved with a properly designed interposer.

The traditional approach to addressing these issues is to utilize a generic commercial probe station, with a pogo via adapter on the top side of the load board and BGA pad on the bottom side. These stations are very large and costly, and using them requires prior experience and expertise. On the other hand, to “MacGyver” a solution, the user would need to obtain an ATE test fixture mechanical interface and assemble it for manual use, then modify a standard spring pin ATE cable assembly by cutting off the unified pin connector and attaching individual coaxial SMA connectors. This so-called solution, while less cumbersome than a commercial probe station, is not practical for quick and easy implementation, as it is time- and labor-intensive and difficult to replicate.

Advantest has developed a cost-effective solution to these challenges: our custom probing kit for V93000 DUT test fixtures that can be easily assembled and implemented as a desktop ATE test fixture. Figure 1a shows what the user receives in the kit, while figure 1b shows additional parts needed and illustrates how the DUT board is positioned on the bracket. Figure 2 shows an example of a completed, installed assembly.

Fig. 1: Advantest’s custom probing kit includes everything needed to build a cost-effective desktop V93000 ATE test fixture. (Board image courtesy of Infineon)

Fig. 2: Advantest’s probing kit can be assembled and installed on the user’s desktop, as shown in this example, with cables that can connect to any instrument necessary. (Board image courtesy of Infineon)

The IEEE 370-2020 standard incorporates parameters for measuring DUT performance, recognizing the critical importance of the test fixture in this capacity. This includes de-embedding, which the standard defines as “the process of removing fixture effects from the measured S-parameters [scattering parameters].” ATE test fixture de-embedding is not trivial; the measurement reference location is critical for de-embedding to be successful. The de-embedding reference point needs to be a location with stable electromagnetic (EM) fields. The de-embedding software will always de-embed whatever data is provided, but this doesn’t automatically mean that the de-embedding is physically correct.

Several de-embedding technique options are available. For ATE PCB test fixtures, we suggest the 2X-Thru approach, which requires a de-embedding test structure and is supported by the 370-2020 IEEE standard. The 1X-Reflect approach requires a short or/and open, and is not supported by the 370-2020 IEEE standard. Figure 3 provides an example of successful de-embedding.

Fig. 3: This de-embedding example utilized the 2X-Thru approach.

As Infineon product engineer Manfred Brueckl noted, “De-embedding ATE test fixtures is a challenge that has typically required cumbersome or costly solutions. With this probing kit, Advantest has created a much-needed way to address this challenge that is both space-saving and cost-effective.”

Measuring the ATE PCB test fixture is a critical step that can save the test engineer a great deal of time later during initial application turn-on. This is especially critical for applications where test fixture S-parameters are required for the de-embedding process. Different probing approaches are possible to address this challenge, but because of the specific mechanical design associated with an ATE platform, using a customized probing setup provides the best cost/capability trade-off. Advantest has developed this setup in a kit that is easily assembled and implemented to accommodate a user’s specific requirements.

Name* (Note: This name will be displayed publicly)

Email* (This will not be displayed publicly)

Details on more than $500B in new investments by nearly 50 companies; what’s behind the expansion frenzy, why now, and challenges ahead.

BPD boosts performance, but requires wafer bonding, substrate thinning, and possibly new interconnect metals.

Why developing a multi-vendor standard for plug-and-play chiplets is so difficult.

U.S. pressures Japan and Netherlands; Samsung mass produces 1Tb V-NAND; ASE breaks ground in Malaysia; IBM’s 433-qubit processor.

Upcoming fall-out from U.S. trade controls, ASML considering M&As, Sony invests in Thailand, Canada cracks down on China, Indium deposits in U.S.

How prepared the EDA community is to address upcoming challenges isn’t clear.

Advanced etch holds key to nanosheet FETs; evolutionary path for future nodes.

From specific design team skills, to organizational and economic impacts, the move to bespoke silicon is shaking things up.

Who’s doing what in next-gen chips, and when they expect to do it.

Is there about to be a major disruption in the EDA industry, coupled to the emerging era of domain specific architectures? Academia certainly thinks so.

New memory approaches and challenges in scaling CMOS point to radical changes — and potentially huge improvements — in semiconductor designs.

Details on more than $500B in new investments by nearly 50 companies; what’s behind the expansion frenzy, why now, and challenges ahead.

A Customized Low-Cost Approach For S-Parameter Validation Of ATE Test Fixtures

Built In Wifi Antenna Manufacturability reaches sufficient level to compete with flip-chip BGA and 2.5D.